

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

J50I

MLB-I

Fri Sep 9 19:19:37 2011

PDF	CSA	CONTENTS	SYNC MASTER	DATE
1	1	Table of Contents	J40I	05/16/2011
2	2	System Block Diagram	J40I	05/16/2011
3	3	Power Block Diagram	J40I	05/16/2011
4	4	COMMON PARTS TABLE	J40I	05/16/2011
5	5	Revision History	J40I	05/16/2011
6	6	POWER CONN / FLOW	J40I	05/16/2011
7	7	POWER FLOW CONT.	J40I	05/16/2011
8	8	SPECIFIC ALIASES, TABLES	J40I	05/16/2011
9	9	MECHANICAL, GROUND VIAS	J40I	05/16/2011
10	10	CPU DMI/PEG/FDI/RSVD	MASTER	02/15/2011
11	11	CPU CLOCK/MISC/JTAG	MASTER	02/15/2011
12	12	CPU DDR3 INTERFACES	MASTER	02/15/2011
13	13	CPU POWER	MASTER	02/15/2011
14	14	CPU GROUNDS	MASTER	02/15/2011
15	16	CPU DECOUPLING-I	J40I	05/16/2011
16	17	CPU DECOUPLING-II	J40I	05/16/2011
17	18	PCH SATA/PCIe/CLK/LPC/SPI	J31_MLB	06/13/2011
18	19	PCH DMI/FDI/PM/Graphics	J31_MLB	06/13/2011
19	20	PCH PCI/USB/TP/RSVD	J31_MLB	06/13/2011
20	21	PCH GPIO/MISC/NCTF	J31_MLB	06/13/2011
21	22	PCH POWER	J31_MLB	06/13/2011
22	23	PCH GROUNDS	J31_MLB	06/13/2011
23	24	PCH DECOUPLING	J40I	05/16/2011
24	25	CPU & PCH XDP	J40I	05/16/2011
25	26	USB HUBS	J40I	05/16/2011
26	27	CLOCKS, CRYSTALS	J40I	05/16/2011
27	28	RTC SUPPORT, RESETS	J40I	05/16/2011
28	29	CPU Memory S3 Support	J40I	05/16/2011
29	30	S0-DIMM Pinswaps	J40I	05/16/2011
30	31	DDR3 S0-DIMM Connector A-1	J40I	05/16/2011
31	32	DDR3 S0-DIMM Connector A-2	J40I	05/16/2011
32	33	DDR3 Support	J40I	05/16/2011
33	34	FSB/DDR3/FRAMEBUF Vref Margining	J40I	05/16/2011
34	35	SD CARD READER	J40I	05/16/2011
35	36	WIRELESS,BT CONNECTOR	J40I	05/16/2011
36	38	ETHERNET CONNECTOR	J40I	05/16/2011
37	39	ETHERNET PHY (CAESAR IV)	J40I	05/16/2011
38	40	ETHERNET SUPPORT	J40I	05/16/2011
39	41	FIREWIRE LLC/PHY (FW643E)	J40I	05/16/2011
40	42	FIREWIRE: 1394B MISC	J40I	05/16/2011

PDF	CSA	CONTENTS	SYNC MASTER	DATE
41	43	FIREWIRE CONNECTOR	J40I	05/16/2011
42	44	HDD SATA CONNECTORS	J40I	05/16/2011
43	45	USB EXTERNAL PORTS A & B	J40I	05/16/2011
44	46	USB EXTERNAL PORTS C & D	J40I	05/16/2011
45	47	IR CONTROLLER	J40I	05/16/2011
46	48	IR/LED, PWR BTN	J40I	05/16/2011
47	49	SMC	J40I	05/16/2011
48	50	SMC Support	J40I	05/16/2011
49	51	LPC+ Debug Connector	J40I	05/16/2011
50	52	SMBus Connections	J40I	05/16/2011
51	53	Voltage & Load Side Current Sensing	J40I	05/16/2011
52	54	High Side Current Sensing	J40I	05/16/2011
53	55	THERMAL SENSORS	J40I	05/16/2011
54	56	AUDIO:CODEC	J40I	05/16/2011
55	57	AUDIO:LINE-IN	J40I	05/16/2011
56	58	AUDIO:HEADPHONE AMP	J40I	05/26/2011
57	59	AUDIO:SPEAKER AMP	J40I	05/16/2011
58	60	AUDIO:JACKS	J40I	05/16/2011
59	61	AUDIO:JACK TRANSLATORS	J40I	05/16/2011
60	62	AUDIO:DETECT/MIC BIAS		
61	64	SPI BOOT ROM	J40I	05/16/2011
62	65	Fan Control Circuit	J40I	05/16/2011
63	67	Power FETs	J40I	05/16/2011
64	68	Power Control 1/ENABLE	J40I	05/16/2011
65	69	POWER CONTROL CONT.	J40I	05/16/2011
66	71	VR - SYSTEM AGENT SUPPLY	J40I	05/16/2011
67	72	VR - 3.3V S5 AND 5V S4	J40I	05/16/2011
68	73	DDR 1.5V VR	J40I	05/16/2011
69	74	VR - CPU VCORE & GPU CONTROLLER	J40I	05/16/2011
70	75	VR - CPU VCORE OUTPUT PHASES	J40I	05/16/2011
71	76	VR - GPU	J40I	05/16/2011
72	77	VR - 1.05V S0	J40I	05/16/2011
73	78	VR - MISC	J40I	05/16/2011
74	79	PSU CONNECTOR, MISC CAPS	J40I	05/16/2011
75	80	NO GPU GLUE	J40I	05/16/2011
76	90	Thunderbolt Host (1 of 2)	J13_MLB	08/12/2011
77	91	Thunderbolt Host (2 of 2)	J13_MLB	08/12/2011
78	92	TBT POWER SUPPORT	J40I	05/16/2011
79	93	TBT SPARE	J40I	05/16/2011
80	94	Thunderbolt Connector A	J5_KEPLER	07/20/2011

PDF	CSA	CONTENTS	SYNC MASTER	DATE
81	97	HDMI SHIFTER	J40I	05/16/2011
82	98	HDMI CONNECTOR	J40I	05/16/2011
83	500	LAST SCHEMATIC PAGE		

8

7

6

5

4

3

2

1

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.

2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.

3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

J50I

MLB-I

Fri Sep 9 19:19:37 2011

PDF	CSA	CONTENTS	SYNC MASTER	DATE
1	1	Table of Contents	J40I	05/16/2011
2	2	System Block Diagram	J40I	05/16/2011
3	3	Power Block Diagram	J40I	05/16/2011
4	4	COMMON PARTS TABLE	J40I	05/16/2011
5	5	Revision History	J40I	05/16/2011
6	6	POWER CONN / FLOW	J40I	05/16/2011
7	7	POWER FLOW CONT.	J40I	05/16/2011
8	8	SPECIFIC ALIASES, TABLES	J40I	05/16/2011
9	9	MECHANICAL, GROUND VIAS	J40I	05/16/2011
10	10	CPU DMI/PEG/FDI/RSVD	MASTER	02/15/2011
11	11	CPU CLOCK/MISC/JTAG	MASTER	02/15/2011
12	12	CPU DDR3 INTERFACES	MASTER	02/15/2011
13	13	CPU POWER	MASTER	02/15/2011
14	14	CPU GROUNDS	MASTER	02/15/2011
15	16	CPU DECOUPLING-I	J40I	05/16/2011
16	17	CPU DECOUPLING-II	J40I	05/16/2011
17	18	PCH SATA/PCIe/CLK/LPC/SPI	J31_MLB	06/13/2011
18	19	PCH DMI/FDI/PM/Graphics	J31_MLB	06/13/2011
19	20	PCH PCI/USB/TP/RSVD	J31_MLB	06/13/2011
20	21	PCH GPIO/MISC/NCTF	J31_MLB	06/13/2011
21	22	PCH POWER	J31_MLB	06/13/2011
22	23	PCH GROUNDS	J31_MLB	06/13/2011
23	24	PCH DECOUPLING	J40I	05/16/2011
24	25	CPU & PCH XDP	J40I	05/16/2011
25	26	USB HUBS	J40I	05/16/2011
26	27	CLOCKS, CRYSTALS	J40I	05/16/2011
27	28	RTC SUPPORT, RESETS	J40I	05/16/2011
28	29	CPU Memory S3 Support	J40I	05/16/2011
29	30	S0-DIMM Pinswaps	J40I	05/16/2011
30	31	DDR3 S0-DIMM Connector A-1	J40I	05/16/2011
31	32	DDR3 S0-DIMM Connector A-2	J40I	05/16/2011
32	33	DDR3 Support	J40I	05/16/2011
33	34	FSB/DDR3/FRAMEBUF Vref Margining	J40I	05/16/2011
34	35	SD CARD READER	J40I	05/16/2011
35	36	WIRELESS,BT CONNECTOR	J40I	05/16/2011
36	38	ETHERNET CONNECTOR	J40I	05/16/2011
37	39	ETHERNET PHY (CAESAR IV)	J40I	05/16/2011
38	40	ETHERNET SUPPORT	J40I	05/16/2011
39	41	FIREWIRE LLC/PHY (FW643E)	J40I	05/16/2011
40	42	FIREWIRE: 1394B MISC	J40I	05/16/2011

PDF	CSA	CONTENTS	SYNC MASTER	DATE
41	43	FIREWIRE CONNECTOR	J40I	05/16/2011
42	44	HDD SATA CONNECTORS	J40I	05/16/2011
43	45	USB EXTERNAL PORTS A & B	J40I	05/16/2011
44	46	USB EXTERNAL PORTS C & D	J40I	05/16/2011
45	47	IR CONTROLLER	J40I	05/16/2011
46	48	IR/LED, PWR BTN	J40I	05/16/2011
47	49	SMC	J40I	05/16/2011
48	50	SMC Support	J40I	05/16/2011
49	51	LPC+ Debug Connector	J40I	05/16/2011
50	52	SMBus Connections	J40I	05/16/2011
51	53	Voltage & Load Side Current Sensing	J40I	05/16/2011
52	54	High Side Current Sensing	J40I	05/16/2011
53	55	THERMAL SENSORS	J40I	05/16/2011
54	56	AUDIO:CODEC	J40I	05/16/2011
55	57	AUDIO:LINE-IN	J40I	05/16/2011
56	58	AUDIO:HEADPHONE AMP	J40I	05/26/2011
57	59	AUDIO:SPEAKER AMP	J40I	05/16/2011
58	60	AUDIO:JACKS	J40I	05/16/2011
59	61	AUDIO:JACK TRANSLATORS	J40I	05/16/2011
60	62	AUDIO:DETECT/MIC BIAS		
61	64	SPI BOOT ROM	J40I	05/16/2011
62	65	Fan Control Circuit	J40I	05/16/2011
63	67	Power FETs	J40I	05/16/2011
64	68	Power Control 1/ENABLE	J40I	05/16/2011
65	69	POWER CONTROL CONT.	J40I	05/16/2011
66	71	VR - SYSTEM AGENT SUPPLY	J40I	05/16/2011
67	72	VR - 3.3V S5 AND 5V S4	J40I	05/16/2011
68	73	DDR 1.5V VR	J40I	05/16/2011
69	74	VR - CPU VCORE & GPU CONTROLLER	J40I	05/16/2011
70	75	VR - CPU VCORE OUTPUT PHASES	J40I	05/16/2011
71	76	VR - GPU	J40I	05/16/2011
72	77	VR - 1.05V S0	J40I	05/16/2011
73	78	VR - MISC	J40I	05/16/2011
74	79	PSU CONNECTOR, MISC CAPS	J40I	05/16/2011
75	80	NO GPU GLUE	J40I	05/16/2011
76	90	Thunderbolt Host (1 of 2)	J13_MLB	08/12/2011
77	91	Thunderbolt Host (2 of 2)	J13_MLB	08/12/2011
78	92	TBT POWER SUPPORT	J40I	05/16/2011
79	93	TBT SPARE	J40I	05/16/2011
80	94	Thunderbolt Connector A	J5_KEPLER	07/20/2011

PDF	CSA	CONTENTS	SYNC MASTER	DATE
81	97	HDMI SHIFTER	J40I	05/16/2011
82	98	HDMI CONNECTOR	J40I	05/16/2011
83	500	LAST SCHEMATIC PAGE		

8

7

6

5

4

3

2

1

DOCUMENTS / BOARDS / ASSEMBLIES

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	REVISION	FROM	TO
051-9341	1	SCH,MLB-I,J50I	SCH			
820-3227	1	PCBF,MLB-I,J50I	MLB			
639-3210		PCBA,MLB-I,J50I				
085-4179	1	DEV LIST,MLB-I,J50I	DEV1			DEVELOPMENT_LIST

DRAWING

TITLE=SHORTSTACK

ABBREV=DRAWING

SCH,MLB_I,J50I

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

<SCH_NUM>

1

<E4LABEL>

1 OF 500

<BRANCH>

1 OF 83

8

7

6


5

4

3

2

1



SYNC_MASTER=J40T

SYNC_DATE=05/10/2011

PAGE TITLE

Power Block Diagram

 Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

3 OF 500

SHEET

3 OF 83

87654321

PLATFORM CONTROL HUB (PCH)

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4143	1	IC, PCH, PANTHER_POINT, BGA, SSU, ES1	U1800	CRITICAL	PANTHER_POINT:ES1

PROGRAMMED PARTS

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341T0999	1	IC,EFI BOOTROM, J50	U6400	CRITICAL	
341T0999	1	IC,SMC, J50G	U4900	CRITICAL	SMC:J50G
341T0999	1	IC,SMC, J50I	U4900	CRITICAL	SMC:J50I
341T0999	1	IC,SMC, J50S	U4900	CRITICAL	SMC:J50S
341T0340	1	IC,IR CONTROLLER, J40	U4700	CRITICAL	
341T0341	1	IC,ENET ROM J40	U3990	CRITICAL	

BASE: 335S0770, 335S0769
BASE: 338S0968
BASE: 338S0968
BASE: 338S0968
BASE: 338S0375
BASE: 335S0539, 335S0663, OR 335S0000

NON-SCHEMATIC PARTS

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
825-6838	1	LBL,SERIAL NUMBER	LBL		
946-3189	1	MLB UV EB, J40G	UVEB	CRITICAL	J40X:J40G
946-3379	1	MLB UV EB, J40I	UVEB	CRITICAL	J40X:J40I
946-3379	1	MLB UV EB, J40S	UVEB	CRITICAL	J40X:J40S
946-3190	1	MLB ADHESIVE, LOCTITE	ADHS	CRITICAL	

0.78 GRAM
0.61 GRAM
0.61 GRAM
0.048GRAM

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
128S0286	128S0248	?	?	39UF CAP FROM SANYO AND CHEMI-CON
132S0099	132S0203	?	?	0.1UF CAP, X7R
138S0676	138S0691	?	?	22UF CAP FROM MURATA
138S0681	138S0638	?	?	10UF CAP FROM TAIYO YUDEN
152S0138	152S0694	?	?	INDUCTOR FROM VISHAY
152S1447	152S1269	?	?	INDUCTOR FROM CYNTEC
152S1282	152S1155	?	?	INDUCTOR FROM CYNTEC
152S1366	152S1289	?	?	INDUCTOR FROM TOKO
155S0641	155S0397	?	?	FERRITE FROM LAIRD
155S0457	155S0329		ALL	MAG LAYERS ALT TO MURATA
157S0058	157S0055		ALL	DELTA ALT TO TDK MAGNETICS
353S3196	353S3326	?	?	DIFFERENT TEMP RATING
371S0679	371S0652	?	?	PIN DIODE FROM NXP
376S0914	376S0881		?	SI7121DN AS ALTERNATE
376S0957	376S0999		?	DUAL FET FROM FAIRCHILD
376S0958	376S0953		?	DUAL FET FROM FAIRCHILD
376S1000	376S0960		?	DUAL FET FROM FAIRCHILD
376S0972	376S0612		?	FET FROM ROHM
376S0613	376S0859		?	OLDER DUAL FET FROM TOSHIBA
376S0855	376S0859		?	DUAL FET FROM DDS
376S0977	376S0859		?	DUAL FET FROM DDS
138S0703	138S0648		?	CAP FROM MURATA
197S0339	197S0179		?	OSC. FROM SITIME
376S0926	376S0610		?	DUAL FET FROM FAIRCHILD
376S0572	376S0659		?	FET FROM ALPHA OMEGA
377S0124	377S0057		?	VARISTOR FROM AMOTECH
152S1493	152S1300	?	?	INDUCTOR FROM COILCRAFT

87654321


COMMON PARTS TABLE

Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

<SCH_NUM>
<E4LABEL>
<BRANCH>


4 OF 500
4 OF 83



SYNC_MASTER=J40I		SYNC_DATE=05/16/2011	
PAGE TITLE			
Revision History			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	5 OF 500
		SHEET	5 OF 83



SYNC MASTER=J401		SYNC DATE=05/16/2011	
PAGE TITLE			
POWER CONN / FLOW			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		<E4LABEL>
	BRANCH		<BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			
PAGE		6 OF 500	
SHEET		6 OF 83	



8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

D




C





B

B


A





























OMIT_TABLE	
U1800	PANTHERPOINT
MOBILE	FCBGA
(5 OF 10)	
TP1	RSVD1
TP2	RSVD2
TP3	RSVD3
TP4	RSVD4
TP5	RSVD5
TP6	RSVD6
TP7	RSVD7
TP8	RSVD8
TP9	RSVD9
TP10	RSVD10
TP11	RSVD11
TP12	RSVD12
TP13	RSVD13
TP14	RSVD14
TP15	RSVD15
TP16	RSVD16
TP17	RSVD17
TP18	RSVD18
TP19	RSVD19
TP20	RSVD20
TP21	RSVD21
TP22	RSVD22
TP23	RSVD23
TP24	RSVD24
TP25	RSVD25
TP26	RSVD26
TP27	RSVD27
TP28	RSVD28
TP29	RSVD29

- Ext A (XHCI/EHCI)
- Ext B (XHCI)
- Ext C (XHCI/EHCI)
- Ext D (XHCI) (Mobiles: Trackpad?)
- Unused
- RSVD: SD
- RSVD: WiFi
- USB Hub (All LS/FS Devices)
- RSVD: CAMERA
- Ext B (EHCI)
- Ext D (EHCI)
- RSVD: BT (HS)
- Unused
- Unused

PLACE_NEAR=U1800, B33:2.54mm

R2070

22.6

1% 1/20W MF 201

SYNC_MASTER=J31 MLB

SYNC_DATE=06/13/2011

PCH PCI/USB/TP/RSVD

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

SIZE

REVISION

BRANCH

PAGE

SHEET

<SCH_NUM>


D

<E4LABEL>

<BRANCH>

20 OF 500

19 OF 83



Systems with no chip-down memory should pull all 4 RAMCFG GPIOs high.

GPIO Glitch Prevention

SYNC MASTER=J31 MLB

SYNC DATE=06/13/2011

PAGE TITLE

PCH GPIO/MISC/NCTF

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH


<BRANCH>


PAGE


21 OF 500


SHEET

20 OF 83











SYNC MASTER=J30 MLB		SYNC DATE=07/27/2011	
PAGE TITLE		CPU & PCH XDP	
DRAWING NUMBER		SIZE	
<SCH_NUM>		D	
REVISION		BRANCH	
<E4LABEL>		<BRANCH>	
PAGE		SHEET	
25 OF 500		24 OF 83	




BOM TABLE				
PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL
338S0824		SMSC USB2514B		
338S0923	1	SMSC USB2513B	U2600	CRITICAL
338S0983	1	SMSC USB2512B	U2600	CRITICAL

NONREM MEANS NOT CUSTOMER REMOVABLE. THIS IS A DESIGNATION FOR SOFTWARE USE ONLY.		
NON_REM1	NON_REM0	DESCRIPTION
0	0	All ports are removable
0	1	Port 1 is non removable
1	0	Port 1 and 2 are non removable
1	1	Port 1, 2, and 3 are non removable

USB XHCI/EHCI2 PORT MUX FOR EXT B




USB XHCI/EHCI2 PORT MUX FOR EXT B




SYNC MASTER=1461		SYNC DATE=85/16/2811	
PAGE TITLE		PAGE	
USB HUB, MUXES		DRAWING NUMBER	
Apple Inc.		<SCH_NUM> D	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		<BRANCH>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		26 OF 500	
		SHEET	
		25 OF 83	

System 25MHz Clock Generator


GREENCLK 25MHZ POWER
ETHERNET XTAL POWER
SB XTAL POWER
TBT XTAL POWER



COUGAR POINT (PCH) 25MHZ CRYSTAL INPUT



CAESAR IV (ENET) 25MHZ CRYSTAL INPUT




GREEN CLK

ICT SUPPORT


ICT NOTES
TO CONNECT CPU AND PCH JTAG
PORTS, DRIVE ICT_JTAG_EN TO 5V.

IF XDP SUPPORT IS NOT STUFFED,
THEN THE ZERO OHM RESISTERS
CAN BE STUFFED INSTEAD.



25MHZ CLOCK, ICT JTAG SUPPORT	
Apple Inc.	<SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	<E4LABEL> <BRANCH> 27 OF 500 26 OF 83


RTC Power Sources




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
742-0062	BAT	COIN, LI/MAG, BR2032, 3V, 190MAH	BAT	CRITICAL	

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
511S0074	511S0054	?	?	BATTERY HOLDER WITHOUT ALIGNMENT PEGS


PCH RTC Crystal




PCH ME Disable Strap




PCH S0 PWRGD



Platform Reset Connections



PCH Reset Button



SYNC MASTER=J40T		SYNC DATE=05/10/2011	
PAGE TITLE		PAGE	
RTC SUPPORT, RESETS		DRAWING NUMBER	
Apple Inc.		<SCH_NUM>	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		<BRANCH>	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		PAGE	
IV ALL RIGHTS RESERVED		28 OF 500	
		SHEET	
		27 OF 83	

D

C



B

A

The circuit below handles CPU and VTT power during S0->S3->S0 transitions, as well as isolating the CPU's SM_DRAMRST# output from the S0-DIMMs when necessary.


ISOLATE_CPU_MEM_L GPIO state during S3->S0 transitions determines behavior of signals.
WHEN HIGH: CPU 1.5V remains powered in S3, VTT follows S0 rails, MEM_RESET_L not isolated.
WHEN LOW: CPU 1.5V follows S0 rails, VTT ensures clean CKE transition, MEM_RESET_L isolated.

P1V5CPU_EN = (ISOLATE_CPU_MEM_L + PM_SLP_S3_L) * PM_SLP_S4_L
MEMVTT_EN = (ISOLATE_CPU_MEM_L + PLT_RST_L) * PM_SLP_S3_L
MEM_RESET_L = !ISOLATE_CPU_MEM_L + CPU_MEM_RESET_L



MEMVTT Clamp

Ensures CKE signals are held low in S3



Step	ISOLATE_CPU_MEM_L	PLT_RESET_L	PM_SLP_S3_L	PM_SLP_S4_L	CPUMEM_RESET_L	MEM_RESET_L	MEMVTT_EN	P1V5CPU_EN
S0	0	1	1	1	1	CPUMEM_RESET_L	1	1
1	0	1	1	1	1	1	1	1
2	0	0	1	1	1	1	0	1
3	0	0	0	1	X	1	0	0
S3	4	0	0	1	1	X (*)	1	1
5	0	1	1	1	1	1	1	1
6	0	1	1	1	1	1	1	1
S0	7	1	1	1	1	CPUMEM_RESET_L	1	1

(*) CPU_MEM_RESET_L asserts due to loss of PM_MEM_PWRGD, must wait for software to clear before deasserting ISOLATE_CPU_MEM_L GPIO.

NOTE: In the event of a S3->S5 transition ISOLATE_CPU_MEM_L will still be asserted on next S5->S0 transition. Rails will power-up as if from S3, but MEM_RESET_L will not properly assert. Software must deassert ISOLATE_CPU_MEM_L and then generate a valid reset cycle on CPU_MEM_RESET_L.

D

C

B

A

SYNC MASTER=J40T

SYNC DATE=05/10/2011

CPU Memory S3 Support

Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
<SCH_NUM>


REVISION
<E4LABEL>

BRANCH
<BRANCH>

PAGE
29 OF 500

SHEET
28 OF 83





SYNC MASTER=J401

SYNC DATE=05/16/2011

PAGE TITLE

DDR3 SODIMM Connector A-1

Apple Inc.


DRAWING NUMBER
<SCH_NUM> D

REVISION
<E4LABEL>


BRANCH
<BRANCH>

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE
31 OF 500
SHEET
30 OF 83



SYNC_MASTER=J40I		SYNC_DATE=05/16/2011	
PAGE TITLE			
DDR3 Support			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	33 OF 500
		SHEET	32 OF 83



Page Notes

Power aliases required by this page:

- =PP3V3_S3_VREFMRGN
- =PPVTT_S3_DDR_BUF

Signal aliases required by this page:

- =I2C_VREFDAC_SCL
- =I2C_VREFDAC_SDA
- =I2C_PCA9557D_SCL
- =I2C_PCA9557D_SDA

BOM options provided by this page:

VREFMRGN - Stuffs VREF Margining Circuitry.

VREFMRGN_NOT - Bypasses VREF Margining Circuitry.

	MEM A VREF DQ	MEM B VREF DQ	MEM A VREF CA	MEM B VREF CA	MEM VREG	GPU Frame Buffer (1.8V, 70% Vref)
DAC Channel:	A	B	C	C	D	D
PCA9557D Pin:	1	2	3	4	5	6
Nominal value		0.75V (DAC: 0x3A)			1.5V (DAC: 0x3A)	1.267V (DAC: 0x8B)
Margined target:		0.300V - 1.200V (+/- 450mV)			1.998V - 1.002V (+/- 498mV)	1.056V - 1.442V (+/- 180mV)
DAC range:		0.000V - 1.501V (0x00 - 0x74)			0.000V - 1.501V (0x00 - 0x74)	0.000V - 3.300V (0x00 - 0xFF)
VRef current:		+3.4mA - -3.4mA (- = sourced)			+33uA - -33uA (- = sourced)	+6.0mA - -5.0mA (- = sourced)
DAC step size:		7.69mV / step @ output			8.59mV / step @ output	1.51mV / step @ output

SYNC MASTER=J40T

SYNC DATE=05/10/2011

PAGE TITLE

FSB/DDR3/FRAMEBUF Vref Margining

 Apple Inc.

DRAWING NUMBER

<SCH_NUM> D

REVISION

<E4LABEL>

BRANCH

<BRANCH>

PAGE

34 OF 500

SHEET

33 OF 83

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART

IV ALL RIGHTS RESERVED

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0004	3	RES,ZERO OHM,0402	L3540, L3541, L3550	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0004	3	RES,ZERO OHM,0402	L3540, L3541, L3550	

RESISTER ON FERRITE PADS!!



PLACE AT SOURCE.

RESISTER ON FERRITE PADS!!


PLACE AT CONNECTOR.

OMIT_TABLE


L3551





SDCONN DETECT DEBOUNCE. ENET_RESET AND DETECT-CHANGED PCH GPIO PULSE GENERATION.




SYNC MASTER=J401		SYNC DATE=05/16/2011	
PAGE TITLE			
SD CARD READER			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH <BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED		PAGE 35 OF 500	
		SHEET 34 OF 83	











SYNCH MASTER=J40I		SYNCH DATE=05/16/2011	
PAGE TITLE		ETHERNET SUPPORT	
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH <BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE 40 OF 500	
		SHEET 38 OF 83	



SYNC MASTER=J401		SYNC DATE=05/16/2011	
PAGE TITLE			
FIREWIRE LLC/PHY (FW643E)			
 Apple Inc.	DRAWING NUMBER	<SCH_NUM> D	
	REVISION	<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	41 OF 500
		SHEET	39 OF 83



FW643 TPCPS Leakage Protection

FW643 has internal leakage path from TPCPS pin to VDD33.
FET blocks current to TPCPS until VDD33 is powered.

FireWire PHY Config Straps

Configures PHY for:
- Port "1" Bilingual (1394B)

Supervisor & CLKREQ# Isolation

FireWire Port 5K Pull-Down Detect

All FireWire devices require 5K pull-down on TPB pair.
Host can detect as load on TPBIAS signal.
Current source only active when FW_PWR_EN is low.

3.3V FW Switch

U4201 & U4202

Part	TPS22924C
Type	Load Switch
R(on)	18 mOhm Typ 50 mOhm Max

Max Output: 2A

1.0V FW Switch

LSI FireWire PHY requires 1.0V.
To avoid an extra power supply,
1.05V is used with a series R
to reduce voltage.

FireWire PHY WAKE# Support


When PHY is powered, FW_5KPD_DET_L acts as legacy PME# signal.


Dual-purpose output:

- 1) 5K Pull-down Detect when FW_PWR_EN is low.
- 2) FW643 WAKE# (PME#) when PHY is powered.


Pull-up provided on another page.

SYNC MASTER=J40I		SYNC DATE=05/16/2011	
PAGE TITLE			
FIREWIRE: 1394B MISC			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	42 OF 500
		SHEET	40 OF 83
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			





SYNC MASTER=J401		SYNC DATE=05/16/2011	
PAGE TITLE		DRAWING NUMBER	
HDD SATA CONNECTORS		<SCH_NUM> D	
Apple Inc.		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	
		44 OF 500	
		SHEET	
		42 OF 83	




SYNC MASTER=J401

SYNC DATE=05/16/2011


PAGE TITLE		USB EXTERNAL PORTS A & B	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	45 OF 500
		SHEET	43 OF 83


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED




SYNC MASTER=J4601		SYNC DATE=05/16/2011	
PAGE TITLE		PAGE	
USB EXTERNAL PORTS C & D		DRAWING NUMBER	
		<SCH_NUM>	
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		46 OF 500	
		SHEET	
		44 OF 83	


NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED








SMC Reset "Button", Supervisor & AVREF Supply




Debug Power "Buttons"




SMC Crystal Circuit


SMC USB Clock require these crystal values:5,6,8,10,12,16,18,20,24,25 MHz



S4 HPD SMC Wake Source




SMC12 PECI Support




SMC12 SPI Support

Series resistors are no stuffed until the topology of 2 SPI Masters are verified.





SCM12 Eng Pkg Support


Eng Package requires 1.2V ON SMC_ADC23 pin.





BATLOW# Isolation



SYNC MASTER=1401		SYNC DATE=05/16/2011	
PAGE TITLE		PAGE	
SMC Support		DRAWING NUMBER	
Apple Inc.		<SCH_NUM>	
NOTICE OF PROPRIETARY PROPERTY:		REVISION	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<E4LABEL>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		BRANCH	
II NOT TO REPRODUCE OR COPY IT		PAGE	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		50 OF 500	
IV ALL RIGHTS RESERVED		SHEET	
		48 OF 83	







J40I, J40S, AND J40

PSU CURRENT SENSE

DCIN current Sense Filter

CPU / DDR HIGH SIDE CURRENT SENSE / FILTER

DC-In Voltage Sense Enable & Filter

TURN ON DIVIDER ONLY IN S0.

Max VOut: 3.3V at 19.77V Input

ENABLES DC-IN VSENSE DIVIDER IN S0.




High Side Current Sensing

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM>
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 54 OF 500
SHEET: 52 OF 83

[illegible][illegible][illegible][illegible][illegible]

J40I, J40S, AND J40

PSU CURRENT SENSE

DCIN current Sense Filter

CPU / DDR HIGH SIDE CURRENT SENSE / FILTER

DC-In Voltage Sense Enable & Filter

TURN ON DIVIDER ONLY IN S0.

Max VOut: 3.3V at 19.77V Input

ENABLES DC-IN VSENSE DIVIDER IN S0.


High Side Current Sensing


Apple Inc.


NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER: <SCH_NUM>
REVISION: <E4LABEL>
BRANCH: <BRANCH>
PAGE: 54 OF 500
SHEET: 52 OF 83







SYNC_MASTER=J401

SYNC_DATE=05/16/2011

PAGE TITLE

AUDIO: LINE - IN

 Apple Inc.

DRAWING NUMBER

<SCH_NUM>

SIZE

D

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

REVISION

<E4LABEL>

BRANCH


<BRANCH>


PAGE


57 OF 500

SHEET

55 OF 83









PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
116S0004	2	RES,ZERO OHM,0402	L6004,L6008	

GROUND STUFF OPTIONS
PLACE CLOSE TO CONNECTORS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOM OPTION
113S0022	1	RES,ZERO OHM,0603	L6092	



SPEAKER CONNECTOR
APN 518S0519






PLACE ONE DIODE AT EACH CONNECTOR GND PIN, WITH CAP ADJACENT.
ROUTE FROM CONNECTOR PIN TO DIODE AND CAP, THEN TO FERRITE.

SYNC MASTER=J401		SYNC DATE=05/16/2011	
PAGE TITLE			
AUDIO: JACKS			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	60 OF 500
		SHEET	58 OF 83

WRITE: 0X72 READ: 0X73 APN 353S2256

WRITE: 0X72 READ: 0X73



SYNC MASTER=J40I		SYNC DATE=05/16/2011	
PAGE TITLE		DRAWING NUMBER	
AUDIO: JACK TRANSLATORS		<SCH_NUM>	
 Apple Inc.		SIZE	
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE		<BRANCH>	
PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		61 OF 500	
II NOT TO REPRODUCE OR COPY IT		SHEET	
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		59 OF 83	
IV ALL RIGHTS RESERVED			

D

C

B

A


D

C

B

A

EXTERNAL (HEADSET) MIC INPUT CIRCUITRY APN:353S3522



I2C ADDRESSES: CHS uses SMBus 0 connections

CHS	U6200	READ	0111	0111	0X77
CHS	U6200	WRITE	0111	0110	0X76

AUDIO:DETECT/MIC BIAS

 Apple Inc.

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER
<SCH_NUM> D

REVISION
<E4LABEL>

BRANCH
<BRANCH>

PAGE
62 OF 500

SHEET
60 OF 83

8

7

6


5

4

3

2


1



FAN CONTROL CIRCUIT

NOTE: ADDED TO PROTECT SMC

SYNC MASTER=J40I		SYNC DATE=05/16/2011	
PAGE TITLE Fan Control Circuit			
		DRAWING NUMBER <SCH_NUM>	SIZE D
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	PAGE 65 OF 500
		SHEET 62 OF 83	



FAN CONTROL CIRCUIT

PP12V_G3H

PP3V3_S0

SMC_FAN_0_CTL

PP3V3_S0

SMC_FAN_0_TACH

FAN_TACH0

NOTE: ADDED TO PROTECT SMC

R6502¹
100K
5%
MF-LF
4022

C6502¹
0.033UF
18V
X50
402

R6501¹
100K
5%
MF-LF
402

Q6501¹
SSM3K15FV
SOD-VESM-HF

FAN_S0_EN_L

FAN_S0_EN_L_G

C6503¹
0.01UF
18V
X50
402

PP12V_S0_FAN

C6505¹
2.2UF
18V
X50
0803

C6506¹
2.2UF
18V
X50
0803

C6507¹
0.01UF
18V
X50
402

CRITICAL L6510¹
220-OHM-1.4A
0603

MIN_LINE_WIDTH=0.5MM
MIN_NECK_WIDTH=0.2MM
VOLTAGE=12V

CRITICAL L6520¹
220-OHM-1.4A
0603

MIN_LINE_WIDTH=0.5MM
MIN_NECK_WIDTH=0.2MM
VOLTAGE=12V

CRITICAL L6500¹
FERR-220-OHM
0402

PP12V_S0_FAN0_F

FAN0_TACH_F

FAN0_CTL_F

12V DC

TACH

PWM

GND

518S0521


FAN CONTROL CIRCUIT


The schematic illustrates a fan control circuit. Key components include:

- Power Supply:** PP12V_G3H, PP12V_S0_FAN, PP3V3_S0.
- MOSFET Driver:** Q6501 (SSM3K15FV) driven by SMC_FAN_0_CTL through R6506.
- Fan Motor:** Connected to FAN_S0_EN_L.
- Tachometer Input:** FAN_TACH0 connected to SMC_FAN_0_TACH through R6599 and C6500.
- Passive Components:** Resistors (R6501, R6502, R6500), capacitors (C6502, C6503, C6505, C6506, C6507, C6520, C6500), and inductors (L6510, L6520, L6500).
- Connector:** J6500 (78171-0004) providing 12V DC, TACH, PWM, and GND signals.


NOTE: ADDED TO PROTECT SMC

SYNC MASTER=J40I		SYNC DATE=05/16/2011	
PAGE TITLE Fan Control Circuit			
		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	65 OF 500
		SHEET	62 OF 83






State	SMC_PM_G2_ENABLE	PM_SLP_S5_L	PM_SLP_S4_L	PM_SLP_S3_L
Run (S0)	1	1	1	1
Sleep (S3)	1	1	1	0
Deep Sleep (S4)	1	1	0	0
STANDBY (S5)	1	0	0	0
AC POWER (G3MGT)	0	0	0	0




ROOM FOR MORE?


SYNC MASTER=J46I		SYNC DATE=85/16/2811	
PAGE TITLE			
POWER CONTROL CONT.			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	69 OF 500
		SHEET	65 OF 83

System Agent Power Supply



SYNC MASTER=J401		SYNC DATE=05/16/2011	
PAGE TITLE			
VR - SYSTEM AGENT SUPPLY			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	SIZE
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH <BRANCH>	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		71	OF 500
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		66	OF 83





$$VDDQ = VREFIN = 1.8V * RB / (RA + RB)$$

$$OCP=27A \text{ NOM}/19A \text{ MIN}$$

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
376S9979	1	TRA, FET, FAIRCHILD	Q7330	CRITICAL	FET_SET_A:FAIRCHILD
376S9874	1	TRA, FET, FAIRCHILD	Q7335	CRITICAL	FET_SET_A:FAIRCHILD

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
376S9964	1	TRA, FET, RENESAS	Q7330	CRITICAL	FET_SET_A:RENESAS
376S9965	1	TRA, FET, RENESAS	Q7335	CRITICAL	FET_SET_A:RENESAS

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
085-3109	1	COMP SET, FETS, FAIRCHILD	CSET1	CRITICAL	FET_SET_A:USE_PHANTOMS

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
085-3110	085-3109	FET_SET_A:USE_PHANTOMS	CSET1	COMP SET, FETS, RENESAS

SYNC MASTER: J401

SYNC DATE: 05/19/2011

DDR 1.5V VR

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING NUMBER

SIZE

REVISION

BRANCH

PAGE

SHEET


<SCH_NUM>


<E4LABEL>

<BRANCH>

73 OF 500

68 OF 83






VR - CPU VCore OUTPUT PHASES	
Apple Inc.	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	75 OF 500


D






OCP = $R7641 \times 8.5\mu A / R7640$
OCP = 25.6A NOM/21.3A MIN
 $V_{out} = 0.5V \times (1 + R_a / R_b)$

SYNC MASTER=J401		SYNC DATE=05/16/2011	
PAGE TITLE			
VR - 1.05V S0		(VCCIO)	
 Apple Inc.		DRAWING NUMBER	SIZE
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	77 OF 500
		SHEET	72 OF 83







518S0739

PLACE CAPS AS CLOSE TO J7900 AS POSSIBLE.
BEST IF VIAS ARE AFTER THE CAPS.


SPRINKLE THESE CAPS SOMEWHAT EVENLY AROUND THE PLANES AND ROUTES FOR THESE RAILS.






SYNC MASTER=J40I		SYNC DATE=05/16/2011	
PART NUMBER			
PSU CONNECTOR, MISC CAPS			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		SIZE D	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:			
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:			
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE			
I TO NOT REPRODUCE OR COPY IT			
I TO NOT REVEAL OR PUBLISH IT IN WHOLE OR PART			
I ALL RIGHTS RESERVED			
		BRANCH <BRANCH>	
		PAGE 79 OF 500	
		SHEET 74 OF 83	




PAGE TITLE		PAGE TITLE	
NO GPU GLUE		NO GPU GLUE	
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		PAGE	80 OF 500
		SHEET	75 OF 83








Supervisor & CLKREQ# Isolation




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
806-2254	1	FRAME, EMI SHIELD, TB	J40 SH9200	CRITICAL	?

TBT "POC" Power-up Reset

Intel investigating whether RC is sufficient.




3.3V TBT "LC" Switch




Part	TPS22924C
Type	Load Switch
R(on) @ 2.5V	18.5 mOhm Typ 25.8 mOhm Max

1.05V TBT "LC" Switch



Part	TPS22924C
Type	Load Switch
R(on) @ 1.0V	20.3 mOhm Typ 28.6 mOhm Max

1.05V TBT "CIO" Switch



Part	TPS22920
Type	Load Switch
R(on) @ 1.05V	8 mOhm Typ 11.5 mOhm Max

SYNC MASTER=J40I
PAGE TITLE

SYNC DATE=85/16/2011

TBT POWER SUPPORT

Apple Inc.

DRAWING NUMBER
<SCH_NUM>


REVISION
<E4LABEL>

BRANCH
<BRANCH>

PAGE
92 OF 500

SHEET
78 OF 83

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED



D

C

B

A

D

C


B

A

8 7 6 5 4 3 2 1

69, 64, 63, 62, 60, 59, 58, 54, 53, 52, 27, 24, 23, 21, 20, 19, 18, 17, 16, 51, 50, 42, 41, 40, 38, 37, 34, 31, 30, 81, 79, 78, 76, 75, 74, 73

83, 84, 88, 85, 86, 82, 83, 84, 89, 73, 31, 34, 37, 38, 48, 41, 42, 50, 51, 52, 74, 75, 78, 81



PIO - HPD INPUT
HIGH INVERT HPD_SINK
LOW NO INVERSION

PEQ - INPUT EQ
HIGH HIGH EQ
MID LOW EQ
LOW MID EQ

DDCBUF - DDC LEVEL SHIFTER TYPE
HIGH ACTIVE
LOW PASSIVE



AUTO-POWER-DOWN IS ALWAYS ENABLED BU INTERNAL PULL-UP.

EMI1 - EMI FILTER ENABLE 1
HIGH NO EFFECT (RESERVED)
LOW EMI FILTER ENABLE

PRE - PRE-EMPHASIS
HIGH LOW PRE-EMPHASIS
LOW NO PRE-EMPHASIS


OE* - OUTPUT ENABLE.
HIGH DISABLE TMDS DRIVERS
LOW ENABLE TMDS DRIVERS

69, 64, 63, 62, 60, 59, 58, 54, 53, 52, 27, 24, 23, 21, 20, 19, 18, 17, 16, 51, 50, 42, 41, 40, 38, 37, 34, 31, 30, 81, 79, 78, 76, 75, 74, 73



SYNC MASTER=J401		SYNC DATE=05/16/2011	
PAGE TITLE			
HDMI SHIFTER			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	97 OF 500
		SHEET	81 OF 83

8 7 6 5 4 3 2 1




HDMI CONNECTOR

(0.055A TO 0.5A LIMITS PER HDMI SPEC.)

514-0799

SYNC MASTER=J40I		SYNC DATE=05/16/2011	
PAGE TITLE			
HDMI CONNECTOR			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	98 OF 500
		SHEET	82 OF 83



LAST SCHEMATIC PAGE.
FORCES CROSS REFERENCE PAGES TO COME AFTER THIS.
SKIPS ANY TEMPORARY PAGES I MIGHT MAKE.

PAGE TITLE		
LAST SCHEMATIC PAGE		
 Apple Inc.	DRAWING NUMBER	SIZE
	<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION	
	<E4LABEL>	
	BRANCH	
	<BRANCH>	
	PAGE	
	500 OF 500	
	SHEET	
	83 OF 83	